## 2,048K $\times 32$ Static RAM Module

## Features

- High-density 64-megabit SRAM module
- 32-bit Standard Footprint supports densities from 16K x 32 through 2M x 32
- High-speed SRAMs
- Access time of 35 ns
- 72 pins
- Available in SIMM format


## Functional Description

The CYM1861 is a high-performance 64-megabit static RAM module organized as $2,048 \mathrm{~K}$ words by 32 bits. This module is constructed from sixteen 1,024K x 4 SRAMs in SOJ packages mounted on an epoxy laminate substrate. Four chip selects are
used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
The CYM1861 is designed for use with standard 72-pin SIMM sockets. The pinout is downward compatible with the 64-pin JEDEC SIMM module family (CYM1821, CYM1831, CYM1836, and CYM1841). Thus, a single motherboard design can be used to accommodate memory depth ranging from 16K words (CYM1821) to 2,048K words (CYM1861). The CYM1861 is offered in vertical SIMM configuration and is available with tin-lead edge contacts.
Presence detect pins $\left(\mathrm{PD}_{0}-\mathrm{PD}_{3}\right)$ are used to identify module memory density in applications where modules with alternate word depths can be interchanged.


## Selection Guide

|  | $\mathbf{1 8 6 1 - 2 5}$ | $\mathbf{1 8 6 1 - 3 5}$ |
| :--- | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 |
| Maximum Operating Current (mA) | 1200 | 960 |
| Maximum Standby Current (mA) | 480 | 480 |

Shaded area contains advance information.

## Maximum Ratings

(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State................................................. -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$
DC Input Voltage ..................................... -0.5 V to +7.0 V

Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | V |
| $\mathrm{IIX}^{\text {I }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -2 | +2 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output | isabled | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{C}}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS} \mathrm{~V}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | -25, -35 |  | 2582 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty } \mathrm{Cycle}=100 \% \end{aligned}$ |  |  | 960 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \\ & \hline \end{aligned}$ | -25, -35 |  | 160 | mA |

## Capacitance ${ }^{[2]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms



1861-4

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameter | Description | 1861-25 |  | 1861-35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $t_{R C}$ | Read Cycle Time | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 | ns |
| $t_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 15 |  | 18 | ns |
| tizoe | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | ns |
| $t_{\text {trzoe }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 12 |  | 15 | ns |
| tizcs | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[4]}$ | 3 |  | 3 |  | ns |
| thzCs | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 12 |  | 15 | ns |
| tpd | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 |  | 35 |  | ns |
| tscs | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 3 |  | 3 |  | ns |
| thzwe | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5]}$ | 0 | 12 | 0 | 15 | ns |

Shaded area contains advance information.

## Switching Waveforms

Read Cycle No. $1{ }^{[7,8]}$


## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $t_{\text {HZCS }}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. $t_{H Z C S}$ and $t_{H Z W E}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
6. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. WE is HIGH for read cycle.
8. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.

Switching Waveforms (continued)
Read Cycle No. 2 [7,9]


Write Cycle No. 1 (产E Controlled) ${ }^{[6]}$


Note:
9. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[6,10]}$


Note:
10. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Output | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :---: |
| 25 | CYM1861PM-25C | PM48 | 72-Pin Plastic SIMM Module | Commercial |
| 35 | CYM1861PM-35C | PM48 | 72-Pin Plastic SIMM Module | Commercial |

Shaded area contains advance information.
Document \#: 38-M-00086

PRELIMINARY
CYM1861

## Package Diagram

## 72-Pin SIMM Module PM48



